643454 101-A



A PLANAR VERTICAL CHANNEL DMOS STRUCTURE

Richard A. Blanchard

#### 4 FIELD OF THE INVENTION

This invention relates to a double diffused MOS (DMOS) 6 transistor having a vertical channel region, and in 7 particular to a planar DMOS transistor having a vertical gate.

17

23

26

32

33

38

current flow.

#### ∠ 10 BACKGROUND OF THE APPLICATION

ductad trio

ho Double diffused MOS (DMOS) transistors are well known in the prior art. For example, U.S. Patent No. 4,344,081, issued to Pao et al. on August 10, 1982, which is incorporated herein by reference, shows one such prior art structure. Fig. 1 shows a cross section of a prior art N-channel DMOS power transistor. This prior art structure includes an  $N_{3/}$  epitaxial layer 11 formed on an  $N_{3/}$  silicon substrate 10. Gate oxide layer 16 is formed on epitaxial layer 11 and doped polysilicon gate 15 is formed on oxide layer 16. Oxide layer 9 covers gate 15. P-type body regions 12a and 12b are diffused into epitaxial layer 11, and  $N_{3c}^{\dagger}$  source regions 13a and 13b are diffused into body regions 12a and 12b, respectively. Source regions 13a and 13b are electrically tied to body regions 12a and 12b by metal contacts 18 and 19, respectively. Contacts 18 and 19 are also electrically tied together. Regions 12c1 and 12c2 beneath gate 15 in body regions 12a and 12b, respectively, are channel regions. When the potential between gate 15 and source regions 13a and 13b is sufficiently high and with a positive voltage on drain contact 17, carriers flow laterally from source regions 13a and 13b through channel regions 12a and 12b, respectively, to drain region 11 and then vertically downward through drain region 11 and  $N_{35}^+$ substrate 10 to drain contact 17, as indicated by arrows 20a and 20 $\phi$  in Fig. 1. P-channel DMOS transistors have a similar structure, but P-type and N-type regions are reversed, and a voltage of the opposite sign produces

As explained above, the carriers that flow in the prior 2 art vertical DMOS transistors shown in Fig. 1 must change direction, first flowing laterally and then vertically. Carrier flow is more efficient if the source, body and drain regions are arranged vertically as shown in Fig. 2. Fig. 2 shows a cross section of a prior art DMOS transistor with a U shaped gate extending into the epitaxial layer. structure is due to Ueda et al. and is explained in more detail in A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance, IEEE TRANSACTIONS ON 10 ELECTRON DEVICES, VOL. ED-32, NO. 1, January 1985, which is incorporated herein by reference. In this prior art structure  $N_{30}^-$  epitaxial layer 11 is again formed on  $N_{30}^+$ 13 substrate 10. A P-type dopant is diffused into epitaxial 14 15 layer 11 and an  $N_{\lambda}^{+}$ -type dopant is diffused into a portion of the epitaxial layer that has been doped with a P-type Rectangular groove 23, having vertical walls, is 18 then etched in the epitaxial layer using reactive ion beam etching, thereby creating P-type body regions 20a and 20b 19 and corresponding  $N_{30}^+$  source region 21a and 21b as shown in 1,20 21 Fig. 2. Source regions 21a and 21b are electrically tied to body regions 20a and 20b, respectively, by metal contacts 18 23 and 19 which are also electrically tied together. A slight 24 wet etch is then applied to smooth the surface of groove 23. Gate oxide 24 is formed in rectangular groove 23, and a 25 26 U shaped polysilicon gate 25 is formed over gate oxide 24. The prior art structure of Fig. 2 has the advantage 27 that when the gate to source potential is sufficient to turn 28 on the transistor, carriers flow vertically from  $N_{30}^{+}$  source 29 regions 21a and 21b through channel regions 22c1 and 22c2 in 30 31 body regions 20a and 20b, respectively, and continue to flow vertically downward through drain region 11 to  $N_{30}^+$  substrate 32 10 and drain contact 17. However, the structure of Fig. 2 33 34 has a disadvantage in that it is difficult to fabricate 35 because it requires the formation of a U-shaped gate and 36 results in a transistor with a nonplanar surface. 37

38

## a 1 SUMMARY OF THE INVENTION

2 ρ A DMOS device is disclosed which has a vertical gate
3 and a planar surface. The device has a flat surface for all
4 masking steps while still allowing contact to be made to the
5 vertical gate.

6 In one embodiment, a DMOS power transistor is disclosed 7 which has a drain region of a first conductivity type, a body region of a second conductivity type formed above the 8 9 . drain region, and a source region of first conductivity 10 An upward opening rectangular groove extends downward 11 through the source and body regions and into the drain 12 region so that a first source region in a first body region 13 lies on one side of the rectangular groove and a second 14 source region in a second body region lies on the other side of the rectangular groove. 15

16 The upward opening rectangular groove is lined with an 17 upward opening dielectric region which is filled with the 18 gate region so that a vertical gate is formed having a top 19 surface which lies between the first and second source 20 regions. An insulating layer is then formed over the above 21 structure so that a transistor with a planar surface is 22 obtained. In operation, carriers flow vertically between 23 the source and drain regions.

24 In another embodiment, a semiconductor device having a 25 vertical gate region is formed in a block of semiconductor 26 material. The vertical gate region lies in an upward 27 opening dielectric region which lines an upward opening 28 rectangular groove. A source region of a first conductivity 29 type is formed above a body region of a second conductivity 30 type which lies above a drain region of a first conductivity 31 The source, body and drain regions are all adjacent 32 one vertical surface of the dielectric material. 33 surface of the vertical gate region lies opposite the source 34 region and the bottom surface of the gate region lies opposite the drain region. 35 The second embodiment also 36 includes an insulating layer formed over the gate, source and body regions resulting in a device with a planar top 37 38 surface. Still other embodiments are described below.

# DE BRIEF DESCRIPTION OF THE DRAWINGS

2 ρ figure 1 shows a prior art N-channel DMOS transistor;

3 La Figure 2 shows a prior art DMOS transistor having

4 vertical channel regions;

Figure 3 shows one embodiment of the DMOS structure of the present invention;

7 Figures 4a through 4f show process steps in the 8 formation of the transistor shown in Fig. 3;

9 | Figure 5 shows a second embodiment of the DMOS 10 transistor of the present invention;

11 f Figure 6 shows a third embodiment of the DMOS

12 transistor of the present invention;

15 \int \text{ Figure 8 shows a cross-section of an MOS-gated silicon} 
16 controlled rectifier formed according to the present

17 invention; and

20

18 f Figure 9 shows a top view of one surface geometry 19 employed by the present invention.

### 21/ DETAILED DESCRIPTION OF THE INVENTION

Figure 3 shows one embodiment of the vertical gate planar DMOS power transistor of the present invention. The process sequence for fabricating this N-channel transistor is shown in Figs. 4a-4f. In other embodiments, the vertical gate planar DMOS transistor of the present invention is a P-channel device.

Substrate 10 shown in Fig. 4a is a silicon wafer doped 28 with N-type impurities so that its resistivity is within the 29 range of 0.005 to 0.1 ohm-cm (in one embodiment, 0.02 ohme 30 cm). An N-type epitaxial layer 11 having a resistivity 31 between 0.2 and 100 ohm-cm (in one embodiment, 2.4 ohm-cm) 32 is then grown on substrate 10 to a thickness between 6 and 33 150 microns (in one embodiment,  $13.5\mu$ ). Substrate 10 and 34 epitaxial layer 11 typically have a [100] crystal 35 orientation. 36

A layer of dielectric material (not shown) is then 38 formed over the wafer by heating the wafer in an oxygen

1 atmosphere at about  $900\frac{1}{12}1200^{\circ}$ C to form a silicon dioxide 2 layer approximately  $1,000\frac{1}{12}10,000$ A thick over the surface of 3 the wafer. Using standard photoresist techniques, a body 4 mask pattern is transferred to the surface of the silicon 5 dioxide layer which exposes those regions of the silicon 6 dioxide layer through which ions are implanted to form P 7 region 20. (In one version, no body mask is needed, and 8 P-type dopant is implanted to form region 20.) In one 9 embodiment, P region 20 is formed by implanting boron ions 10 at a dosage between  $10^{13}$  and  $2 \times 10^{14}$  ions/cm<sup>2</sup> at an energy 11 level between  $10^{14}$  and 120 KEV and then annealing the 12 structure for approximately 4 to 12 hours in an atmosphere 13 of oxygen or nitrogen. P region 20 typically ranges in 14 depth from 2 to 3 microns. Alternatively, P region 20 may 15 be formed using standard diffusion techniques. After a source mask is applied to the wafer, the wafer 17 may then be etched to thin or remove the silicon dioxide 18 formed during the annealing process. (If the oxide formed 19 after the body diffusion is not too thick, i.e., it does not 20 block the implant, no thinning etch is needed.) An Natype 21 ion implantation is performed using arsenic or phosphorus 22 ions at a dosage between  $5 \times 10^{14}$  and  $1 \times 10^{16}$  ions/cm<sup>2</sup>
23 using an implant energy of 50 to 150 KEV. The wafer is then 24 annealed at a temperature of 900-1200°C for approximately 25 0.5 to 3 hours in an atmosphere of oxygen and nitrogen to 26 form N+ source region 21 which typically ranges in depth from 1 to 2 microns. The silicon dioxide layer 30 is formed during the above 28 source drive-in. A gate groove mask (not shown) is applied, and the SiO2 layer is etched using buffered HF. As shown in Fig. 4b, rectangular groove 31 having 32 vertical sidewalls is then etched using reactive ion beametching or other etching technique which permits anisotropic (134 etching regardless of crystall graphic orientation. Groove 31 preferably has a width less than or equal to  $2\mu m$  and a 36 depth between 3µm and 10µm. As shown in Fig. 4c, gate 37 dielectric layer 32 is then formed over the surfaces of the 38 groove 31. In one embodiment, gate dielectric layer 32 is

[5, -

silicon dioxide having a thickness in a range of 500 ml 000 Å and is formed by heating the wafer in an oxygen ambient containing water at a temperature of 900,41100°C for 0.5 to two hours (in another embodiment, insulating layer 32 is a 4 combination of silicon dioxide and silicon nitride which is either grown or deposited). The gate dielectric forms an 6 7 inner, upward opening, rectangular groove 31\*. 8 Polysilicon layer 33 (shown in Fig. 4¢) is then 9 deposited using a low pressure chemical vapor deposition 10 process (LPCVD) to a thickness sufficient to fill 11 rectangular groove 31\*. For example, if groove 31 is 1.5 microns wide and 6 microns deep, polycrystalline silicon 12 layer 33 is deposited with a thickness of 1,22µm. 13 Polycrystalline silicon layer 33 is doped either during 14 15 deposition or subsequent to deposition, typically using 16 phosphorus, so that it has a sheet resistance of between 30 and 50 ohms/square. Alternatively, in another embodiment, 17 layer 33 comprises a layer of silicide formed using 18 19 conventional techniques to a depth sufficient to fill 20 rectangular groove 31\*. 21 Polycrystalline silicon layer 33 is then subjected to a  $CF_{\mu}$  etch or another etch technique without using a mask in 22 the trenched area, groove 31\*, (except for a mask (not 23 shown) which may be placed at any convenient point along the 24 25 length of groove 31 in order to keep a contact pad (not shown) to the to-be-formed gate 34 shown in Fig. 4e) in 26 order to remove the polycrystalline silicon not in groove 27 The portion of polycrystalline silicon layer 33 28 remaining in groove 31\* after the  $CF_{II}$  etch is denoted by 34 29 in Fig. 4e and serves as the gate of the vertical DMOS 30 transistor. The etch is continued until top surface 34a 31 lies 0.2570.5 mm below the top surface of layer 30. This top 32 surface depth is controlled by etch time past clearing the **33** field. The etch must be terminated so that gate 34 overlaps. 34  $N_{20}^{+}$  regions 21a and 21b shown in Fig. 4f after the subsequent 35 oxidizing step. The wafer is then oxidized in an atmosphere 36 37 containing oxygen (which consumes a portion of polysilicon layer 33 in groove 31\*) until the top surface of the

oxidized portion 35 above gate 34 forms an essentially flat 1 (planar) surface with the top surface of passivating layer 3 30 whose thickness may also be slightly increased during the formation of region 35. Of importance, the etch to form surface 34a must be terminated sufficiently soon so that 6 after the oxidation which forms silicon dioxide layer 35, the top portion of gate 34 overlaps  $N_{20}^+$  source regions 21a 7 and 21p (see Fig. 4f). 8 9 The above structure has a flat surface for all masking 10 steps while still allowing contact to be made to the gate region. The source/body\_contact\_shown schematically in Fig. 11 3 is fabricated using prior art techniques, and in cross section typically appears as shown in Fig. 1. 13 14 When the gate-to-source potential is sufficiently high and with a positive potential on drain 17 (Fig. 3), 15 16 electrons flow vertically from N+ source regions 21a and 21b through channel regions 22c1 and 22c2 in body regions 20a 17 and 20¢, respectively, and continue to flow vertically 18 downward through drain 11 and  $N_{3,x}^+$  substrate (drain) 10 to 19 20 drain contact 17. Typically, many DMOS devices similar to the one shown 21 22 in cross section in Fig. 3 are formed simultaneously. Layout efficiency varies with surface geometry. 23 There is a 24 wide variety of layouts. Fig. 9 shows a top view of one surface geometry employed by this invention, namely, a 25 square source and body region on a square gate grid 35. 26 Fig. 9, S denotes the locations of the source regions, B the 27 locations of the body regions, and G the locations of the 28 gate regions. The dotted line shown in Fig. 9 corresponds 29 30 to the cross section shown in Fig. 3. In another layout, (not shown) the gate and source and body regions are 31 interdigited. Another layout (not shown) has hexagonal 32 source and body regions on an hexagonal gate grid. 33 another layout employs square source and body regions on a 34 hexagonal gate grid. The latter layout is more efficient 35 than the others. Other source geometries include 36 37 rectangles, circles and triangles. 38 The structure shown in Fig. 3 reduces the total area

requirement from 30% to 50% below that of the Ueda device shown in Fig. 2. 2 3 Fig. 5 shows a cross section of an alternate embodiment of the invention in which a  $P^{5/2}$  epitaxial layer 40 is formed 4 on substrate 10 in place of  $N_{3}$  epitaxial layer 11 and in 5 which gate 34 in groove 31 reaches through to the  $N_{30}^{\dagger}$ 7 substrate. In this embodiment the  $P_{3/}$  epitaxial layer serves as the body region of the transistor. This embodiment 9 results in a transistor having a lower on resistance than the device shown in Fig. 4a by as much as a factor of 2 and 10 11 a lower breakdown voltage (typically around 30 volts) than 12 the device shown in Fig. 4a. 13 Fig. 6 shows another alternate embodiment of the invention which is similar to the embodiment shown in Fig. 14 15 4f except that groove 31 is formed sufficiently deep so that gate 34 extends completely through the epitaxial layer 11 16 and into substrate region 10. This alternate embodiment 17 also has a lower on resistance and a lower breakdown voltage (typically about 30 volts) than the device shown in Fig. 19 This is acceptable in low voltage applications, for 20 21 example, low voltage motors and Schottky diode replacements. 22 The above description has been given in terms of DMOS 23 transistors, but the invention also applies to other MOSO gated devices such as an MOS-gated SCR or a MOS-gated conductivity modulated device. 25 Fig. 7 shows a cross section of one embodiment for an 26 27 insulated gate transistor. Fig. 8 shows a cross section of one embodiment for an MOS-gated silicon controlled 28 29 rectifier. The silicon controlled rectifier shown in Fig. 8 is 30 fabricated in the same manner as explained above for the 31 transistor shown in Fig. 3 in connection with Figs. 4a 32 through 4f except that the starting material is a silicon 33 substrate 41 heavily doped with P-type material, for example 34 doped with Boron to a resistivity of Q.01 ohm-cm. 35 In operation, silicon controlled rectifier 60 is 36 37 switched on by appropriately biasing source/body terminal 50 (shown schematically in Fig. 8), which provides electrical

38

contact to source regions 21a and 21b and body regions 20a and 20b, gate terminal 49, which contacts gate 34, and substrate contact 51. Gate contact 49 and substrate contact 51 are biased positive relative to source/body contact 50. MOSFET mode conduction is initiated by electrons flowing from source regions 21a and 21b through channel regions 22ql and 22q2, respectively, to  $N_{3/}$  drain region 11. Drain region 11 also serves as the base for the PNP bipolar (junction) transistors comprising emitter region 10 20a, base 11, and collector region 41; and emitter region 11 20b, base 11, and collector region 41, respectively. With substrate contact 51 biased positively with respect to source/body contact 50 and with electrons flowing into base 13 11, the bipolar transistors are triggered into conduction 15 and may latch in the on state even when the gate bias is 16 removed. 17 The insulated gate transistor shown in Fig. 7. is similar to the structure shown in Fig. 8 except that in 18 order to suppress thyristor action, the IGT shown in Fig. 7 19 is designed with narrow  $N_{20}^+$  source regions 21a and 21b which 20 reduce the lateral body resistance beneath the source 21 regions. See The Insulated Gate Transistor: A New 22 Three-Terminal MOS-Controlled Bipolar Power Device, IEEE 23 Trans. on Electron Devices, Vol. ED-31 No. 6, June 1984, 24 which is incorporated herein by reference. For example, the 25 width  $W_{k,l}^{\dagger}$  of  $N_{2k,l}^{\dagger}$  source regions 21a and 21b in Fig. 7 is typically between  $2\mu m$  and  $4\mu m$  whereas the width w of  $N_2$ source regions 21a and 21b in Fig. 8 is typically between 28 29 6μm and 8μm. The doping profile of the body regions beneath 30 source regions 21a and 21b in Fig. 7 is also selected to reduce lateral body resistance beneath source regions 21a 31 and 21b. See Blanchard, U.S. Patent No. 4,345,265, issued 32 August 17, 1982, which is incorporated herein by 33 reference. A low lateral body resistance beneath source 34 regions 21a and 21b in Fig. 7 prevents the NPN transistor 35 formed by source regions 21a and 21b, body regions 22c1 and 36 37 22¢2, and the N-type drain region 11 from becoming active. As long as this NPN bipolar transistor does not turn on, the

regenerative action characteristic of an SCR does not occur. The above embodiments are meant to be exemplary and not limiting. In view of the above disclosure, many modifications and substitutions will be obvious to one of average skill in the art without departing from the scope of the invention. I claim; 

- 10 -